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Abstract
Fab 17 was a Digital Equipment Corporation semiconductor manufacturing and
development facility. In June of 1998, Intel purchased Fabl7 from Digital. Intel shifted
the focus to manufacturing and implemented many Intel operation policies. Intel sold
equipment back to Digital and reorganized the manufacturing organization. As a result of
Intel's initiatives and increasing demand for Fabl7 products, Fabl7's profitability was
improved. Despite improved profitability, Fab 17 was not meeting line yield performance
goals. This thesis examines line yield excursions at Fab 17. Root causes are identified, and
recommendations are made.
The thesis first analyzes the line-yield loss data at Fab 17 from a macro perspective.
Inexperienced technicians and multitasking are found to be associated with most line
yield incidents. The thesis then studies line yield excursions in high leverage functional
areas in detail. Two major root causes are identified. First, in the reorganization, many
technicians switched to new roles and had to be retrained. The training was rushed. Due
to low level of automation, processing wafer at Fab 17 requires experience and
proficiency. Fabl7's wafer starts increased in the first two quarters of 1999. Technicians
had to rush to process the wafers. This resulted in high stress, which leads to high
probability of line yield excursion. The inexperienced technicians are even more prone to
line yield excursions under high stress. In addition, Fabl7 lacked a minimum staffing
policy. Often an inappropriate number of technicians are present on the manufacturing
floor. This necessitates multitasking, which creates higher stress and leads to higher
probability of line yield excursions.
The thesis recommends operations policies to address these issues and reports the actual
implementation and some preliminary results.
Thesis Advisors: Dr. Stanley Gershwin, Department of Mechanical Engineering
Professor Larry Wein, Sloan School of Management
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Chapter 1: Introduction
Purpose: Chapter 1 provides background information on this project, including a brief
introduction to Fab 17, its manufacturing processes, organization structure and
operations philosophies.
1.1 Project Overview and Thesis Structure
This project took place at Intel Corporation's Fab 17 at Hudson, Massachusetts. The
project was focused on improving line yield. Before discussing the project in detail, the
author provides an overview of the environment where the project took place. The rest of
the chapter seeks to do that by providing an introduction to Fab 17, its manufacturing
processes, organization structure, and operation philosophy.
Chapter 2 (Project Description) describes the problems the project sought to solve, the
objectives and the scope of the project, and the approaches and the processes used to
achieve the objectives.
Chapter 3 (Macro Study of Line Yield Excursions) examines line yield excursions from a
macro level. This chapter focuses on data analysis rather than root cause assessment.
Chapters 4 (Micro Study of Line Yield Excursions) analyzes the root causes of human
error associated line yield incidents in detail.
Chapter 5 (Recommendations and Implementations) provides recommendations based on
the root cause analysis, and reports the actual implementations.
Chapter 6 (Results and Analysis) reports the line yield performance in the fourth quarter,
and analyzes the performance improvement.
8
Chapter 7 (Reflection of the thesis experience) provides a reflection of the internship
experience and discusses key learning.
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1.2 Background to Fab 17
Digital Equipment was founded by MIT engineers, Ken Olson and Harlan Anderson in
1957. The company was started in Maynard, Massachusetts with 8,500 Ft2 of production
space and three employees. With the help of $70,000 in venture capital, Olson an
Anderson generated $94,000 during their first year with the sale of laboratory and
systems modules. Almost 40 years later, revenue had grown to over $13 billion. Digital's
first computer, the Programmed Data Processor (PDP-1) introduced the notion that a
computer could be made for individual use.
Digital entered the semiconductor business in 1974 with the introduction of MPS,
Digital's first microprocessor. The VAX computer family was introduced in 1977. This
system encompassed not only data processing system but also a time-sharing system,
which began the age of network computing.
The Alpha product was introduced in 1992. The Hudson plant was established in 1994 to
manufacture the Alpha products. The facility produces 200mm silicon wafers with
CMOS technology. The division's product line consists of not only the Alpha
microprocessors, but StrongARM@, bridges and network products as well. The facility
operates under "One Bucket Model" in which manufacturing and development are
conducted in the same fab.
Digital began experiencing financial difficulties in the 1990's. It reported its first
quarterly loss ever in 1990 and a fiscal loss in 1991. In 1992, Ken Olson resigned as CEO
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of Digital. In October 1997, Intel purchased Digital's semiconductor operations include
the Hudson facility for $700 million. The Hudson plant became Fab 17 in the Intel
Technology and Manufacturing Group. In January 1998, Compaq purchased the rest of
Digital for $9.6 Billion.
In May 1998, Intel officially took over the facility. Many tools were sold back to Digital
in order to improve the equipment utilization rate. Through Voluntary and Involuntary
Separation Package (ISP) programs, Fabl7 went through a reorganization to better meet
business needs. Focus was shifted to manufacturing and many Intel operation policies
were implemented.
Digital employees had narrow job specifications. Equipment technicians only maintained
the tools, and operation technicians only processed WIP (Work in Process). In the Intel
system, a manufacturing technician performs both tasks. During the ISP, most highly
skilled equipment technicians were retained. Intel trained and certified these equipment
technicians to process WIP.
The demand for Fab 17's bridges, nets, and StrongARM@ products increased. The
production volume increased dramatically in the first two quarters of 1999. In June 1997,
Intel moved Fab 17's Sort Assembly, and Test (SAT) operations to Malaysia. The SAT
organization is currently merging with the manufacturing organization.
11
After these changes in demand and operation policies, Fab 17 improved profitability in
1999.
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1.3 Brief Description of Semiconductor Manufacturing Process
Semiconductor chips are series of multi-layered transistors built on silicon. They can
contain up to several million transistors each and are created using a photolithographic
printing process. The process typically occurs as diagrammed:
Figure 1.1 Semiconductor Manufacturing Processes
I Single Wafer Growing|
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Intel purchases polished wafers for its manufacturing processes that have already
undergone single crystal growing and wafer slicing. Given that, this description will
begin with Film Deposition.
Film Deposition
Film deposition, as name implies, is an operation whereby a layer of material is deposited
across the entire wafer. Film Depositions are generally between 100 -20,000 Amgstroms
in depth. Many types of material are deposited in film deposition - oxides, nitrides, and
polysilicon, and metals. The type of material determines how it will be deposited.
Typically, two processes are used:
e Chemical Vapor Deposition (CVD)
* Physical Vapor Deposition (PVD), more commonly called, "Sputtering"
Chemical Vapor Deposition (CVD)
CVD processes deposit layers of material on the wafer by reacting gases above the
wafer's surface. The gases combine to form the desired film which then deposits itself on
the wafer surface. Depending on the material layer, the reactions take place at
atmospheric pressure, low pressure, or plasma enhanced, low pressure. The non-critical
layers are deposited at room temperature, while the more critical layers are deposited at
low pressure. The low-pressure environment allows for films of better quality and
uniformity. Materials typically deposited through CVD are oxides, nitrides, polysillicon
and tungsten.
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Physical Vapor Deposition (Sputter)
Sputtering is a physical process that deposits a metal layer on wafer surface. Sputtering
takes place in a low-pressure chamber with a target of the desired metal placed above
wafer. A plasma is generated in the chamber whose ions strike the target metal and cause
metal particles to be broken free. These metal particles land on and coat the wafer below.
Planarization
Planarization takes place after film deposition and is used to flatten the surface of the
wafer. By ensuring the wafer is flat before it goes into lithography, step coverage
problems and lithography exposure problems are minimized. Planarization occurs
through the use of a polishing wheel on the wafer's surface. Time, direction of rotation,
speed of rotation, and incoming film thickness are critical factors.
Lithography
Lithography is considered the most crucial process in semiconductor manufacturing
because it is where the pattern of each layer is determined. It consists of three steps:
" Spin
* Expose
* Develop
Spin. At spin, photoresist is deposit on the wafer. Before actual deposition, the wafer is
baked (pre-bake) to remove any moisture on the surface. A primer is then applied to aid
in the adhesion of resist to the wafer. Finally, the wafer is baked again (soft bake) to dry
the resist and produce a more stable film.
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Expose. Expose is the heart of lithography. It is here that pattern is transferred onto the
photoresist through a reticle (or mask) and exposure to ultra-violet light.
Develop. At the develop step, the exposed photoresist is removed, leaving a desired
pattern on the wafer. Similar to spin, several steps are involved. First, immediately
following exposure, the wafer is baked to stabilize the photoresist. The wafer is then
developed by spraying its surface with a developer solution that dissolves the exposed
photoresist. Finally, the wafer is baked again to evaporate any remaining solvents and
further harden the resist.
Etch
Etch is where the pattern at lithography is permanently transferred on the wafer by
removing any material not covered by resist. It is also where all photoresist is removed
following pattern transfer. Etching is done in two ways, again depending on the layer and
material involved.
Wet Etch. Wet etch is an isotropic process that takes place in acid. Compared to plasma
tech, the process is faster, however its isotropic nature does not make it suitable for all
etch processes. Wet etch is typically used for large geometries, to clean the wafer, or to
remove entire layers.
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Plasma Etch. Plasma etch, as the name implies, uses plasma or ionized gas. This ionized
gas reacts with the exposed surface, forming a volatile compound that is carried away
from the wafer in the gas exhaust. Plasma etch is an anisotropic process and hence much
more precise than wet etch. It is used for small geometries.
Diffusion
Three distinct types of processes occur at diffusion. They are:
e Ion Implantation
e Diffusion
e Annealing
Ion Implantation. The process of ion implantation injects the wafer with dopants to
change or enhance the electrical properties of a certain area of the wafer. Topical implant
processes are used to lower resistance or to create negative (N) and positive (P) regions in
the wafer.
Diffusion. Diffusion is used to move implanted ions into the wafer's silicon surface. This
is used to create a more uniform profile of ions in silicon and must take place at very high
temperatures.
Annealing. Annealing is necessary to repair the broken crystalline molecular structures on
the silicon surface after implantation and diffusion. High temperatures are also needed in
this process, though the time required is much less than for diffusion.
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Sort
After a wafer has completed processing, it is sent to "Wafer Sort", an area of the factory
that uses an electrical test to eliminate non-functional chips. During this process, each
chip on the wafer is electrically tested using sophisticated test equipment. A drop of ink is
placed on any chip that fails this testing. The inked chips will be discarded during
packaging.
Packaging
Following sort, wafers are cut with a diamond saw to separate the individual chips. At
this point, the inked chips are discarded and the good chips are put into packages.
Packaging serves both to protect the fragile chip from outside hazards and to provide the
electrical connections necessary for the chip to communicate with the circuit board on
which it will be attached. Innovations in packaging are constantly being developed, but
the most common types are plastic or ceramic packages which use pin grid connectors or
surface mount technology to establish the necessary electrical connections.
Testing
The last step in semiconductor manufacturing step process is the final test. Here packaged
chips are tested again for functionality and for their ability to withstand a range of
environmental stresses. Upon completion of testing, the chips are marked and shipped to
customers.
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1.4 Organizational Structure
Fab 17 operates on four shifts. Each shift has three shift managers. Fab 17 has a total of
232 machine technicians and 48 engineers who support the tools and the processes.'
Shift Schedule
Shift 4 Odd Sat Sun Mon Tue 8pm - 8am
Shift 5 Sun Mon Tue Odd Wed 8am - 8pm
Shift 6 Wed Thur Fri Even Sat 8pm - 8am
Shift 7 Even Wed Thur Fri Sat 8am - 8pm
There are six major functional areas: Diffusion/Implant, Photolithography, Etch,
Dielectric, Chemical Mechanic Polishing, and Metals. Each area has an area coordinator
and a module team leader. The area coordinator focuses on the operations of the area.
The responsibilities of an area coordinator include ensuring adequate staffing, prioritizing
wafer lots to ensure WIP flow, and scheduling maintenance, etc. The module team
leaders are more task focused; they facilitate meetings and coordinate training.
'Data based on personnel record in August 1999.
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1.5 Operation Philosophy
Fabl7 stresses safety, quality, and teamwork. Below are Fab 17's manufacturing values.
Figure 1.2 Fab] 7 Manufacturing Values
e Safety
- We do not perform any tasks unless (a) we are trained & certified and (b) we are
convinced that it is safe.
- We role model safe behavior and are accountable for our actions, and the safety of
our team members.
* Quality and Sustaining
- We prioritize our daily workload. Instead of cutting corners or rushing to get all
tasks done, we will perform each task with high quality & attention to detail, even at
the expense of not being able to complete all tasks. Safety, Quality are paramount!
- We will follow specifications. Specification issues will be addressed promptly. If
in doubt or something doesn't feel right, we will stop and investigate.
- We will not band aid tool repair at the expense of safety or quality. We will
escalate marginal tool issues.
e Teamwork
- We will have clear mutual expectations of each other within our module teams
and will hold each other accountable to live by it.
- 24x7 teamwork, consistency & communication are keys. We will have clear shift
change expectations & live by it.
- We won't sacrifice breaks & will call our team members on it.
- We will ensure clear passdowns are given, both at break coverage and at shift
change.
If a line yield incident is found to be linked with human error, one of the operation
managers would coach the technician who is associated with the line yield incident by
20
preaching Fab 17's manufacturing values. In later chapters, the thesis examines how these
manufacturing values are actually followed, especially under stressful working
conditions.
21
Chapter 2: Project Description
Purpose: This chapter describes the problems the project sought to solve, the objectives
and the scope of the project, and the approaches and the processes used to achieve the
objectives.
2.1 Problem Description
Intel uses a Critical Success Indicator (CSI) matrix to evaluate the performance of Fabs
(and individual employees). Average line yield is one of these critical success indicators.
The average line yield goal for Fab 17 was 95% in the first two quarters of 1999.
The average line yield has improved since Intel took over in workweek 21 of 1998.
However, Fab 17 had been plagued with line yield excursions. Every two to three weeks,
a major line yield incident would occur, causing lots (each containing 24 wafers) of
wafers to be scraped. These major line yield incidents caused dips in the average line
yield.
Figure 2.1 Line Yield Performance, WWO1, 98 - WW26, 99
Une Yield
1Yied
1 52
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Average line yield also affect other indicators on the matrix, such as LIPAS (Line Item
Performance Against Schedule), EGID (Earliest Goods Issue Date), and wafer cost.
23
2.2 Project Scope and Objectives
This project consists of two phases. The first phase is to investigate the line yield
excursions. The objective is to find root causes of the line yield excursions and
recommend high leverage operation policies. The second phase of the project is
implementation. Due to the time constraint, the author is only involved in some, but not
all, of the implementations.
This work is only part of a larger line yield improvement effort in Fab 17. Fabl7 has
formed a line yield improvement steering committee. The committee focused on
expanding factory automation and developing operation policies to improve line yield.
Shift 5 and the author was assigned the task of macro and micro studies of line yield
excursions. The findings and recommendations from the study is used to guide other line
yield improvement efforts, such as developing staffing policy and factory automation.
Below is the summary of major line-yield efforts.
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Automation Operation Policy
Auto Lot Factory Automation Macro Study and Micro Shift 5 and the
Verification Group Study thesis writer
Auto Recipe Factory Automation Peer Review Board Shift 7
Download Group
Misprocessing Shift 4
Disciplinary Policy
Communication Shift 6
Structure
Benchmarking Industrial
Engineering
YLIP Report Industrial
Modification Engineering
If this project were a true scientific study, an experiment would be designed; only
selected combinations of changes would be implemented at one time and a certain time
period would be allowed to elapse in order to observe the effects. Implementing all
policies simultaneously runs the risk of not knowing the effects of individual policies.
The thesis attempts to recommend factory operation policies that would be of high
leverage regardless of other changes.
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2.3 Approaches and Processes
2.31 Available Resources
Fab 17 has a wealth of data. Each line yield incident is recorded in the scrap database.
Workweek, shift, Lot number, number of wafer scraped, and a brief description and
assessment of each incident are included in the database. The database goes as far back as
workweek 13 of 1997.
For every line yield incident associated with human error, A Yield Loss Improvement
Program (YLIP) report is filed. The report assesses the cause of the incident in detail and
proposes required actions to prevent further occurrences. 2 Each YLIP report is assigned
an "owner"" who facilitates the write-up of the report. One of the operation managers on
whose shift the line yield incident occurred is usually the YLIP report owner.
All YLIP reports contain the technical aspects of a line yield incident, i.e. what
technically caused the incident. However, all YLIP reports do not systematically capture
the circumstances under which the incident occurred. Therefore, each YLIP report
contains different amount of "circumstantial" information. Efforts are being made to
capture such information in YLIP reports as a standard reporting procedure.
The author participated in many YLIP report write-ups. The author concluded that the
YLIP report write-up process is honest and credible.
2.32 Thesis Approaches and Processes
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The thesis first investigates line yield excursions from a macro level. The scrap database,
wafer start, and site history are studied. The thesis then analyzes the line yield
performance data comprehensively for trends and correlation.
In order to study trends and correlation, the thesis attempts to find influential factors. This
is done by investigating each recent YLIP report. For each recent YLIP report, the report
owner and the technician involved in the incident was interviewed in order to understand
the circumstances surrounding the incident. Influential factors are established.
Relationships of these factors and line yield performance are hypothesized.
Next, in order to determine the root causes, the thesis studies line yield excursions in high
leverage functional areas in detail. The language processing (LP) method, a Total Quality
Management tool, is applied. Micro study sessions are held. All four shifts participated.
Each session involves one of the operation managers, the technicians who work in the
functional area, and the responsible engineer(s). Root causes are identified. The thesis
then interprets how these root causes explain the hypothesized relationships identified in
the macro study.
Once the study is completed, findings are presented to the Factory Operation Steering
Committee (FOSC), line-yield steering committee, and the manufacturing technicians.
Recommendations are made.
27
2 The existing methodologies for line yield performance improvement are discussed in detail in Chapter 4.
The author was involved in the implementation of the peer review board and the
development of the minimum staffing policy. In the fourth quarter, several other
initiatives were undertaken simultaneously in order to improve line yield performance.
The thesis analyzes the effects of these policies.
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Chapter 3: Macro-Study of Line Yield Excursions
Purpose: This chapter examines line yield excursions from a macro level. This chapter
focuses on data analysis rather than root cause assessment.
3.1 Line Yield Excursions
3.11 Improvement in Fab17's manufacturing performance
After Intel took over the fab, Fab 17 shifted its focus from research and development to
manufacturing. The demand of Fab 17 products was increased. The production volume
steadily ramped up.
Figure 3.1 Wafer Start WWO1, 98 - WW26, 99
Wafer starts
1 52
At the same time, through reorganization, the number of the employees in the fab
significantly decreased. Despite the reorganization, the number of employees per 1000
wafer start is still much higher than that of any other Intel fab.
An Intel management team was brought in. Intel operating policies were implemented.
Among other practices, Intel brought in the Yield Loss Improvement Program (YLIP)
and the 7-step process, a Total Quality Management technique. If a line yield incident
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scraps more than 5 wafers or is associated with human error, a YLIP report must be filed.
The technician(s) associated with the incident, one of the operation managers, the process
engineer(s) if the excursion is process related, and anyone else who can provide further
insight would participate in the YLIP report write up. The YLIP report assesses the root
causes of the line yield incident, and determines required actions (A/R) to prevent further
occurrence. In chapter 4, the YLIP report is further discussed. With Intel's operating
system and focus on manufacturing. Manufacturing performance in Fab 17 improved.
3.12 Line Yield Excursion Analysis
Although the manufacturing performance had improved, Fab 17 was still plagued with
line yield excursions. Every two or three weeks, some major line yield incident would
occur; lots (24 wafers/lot) of wafers would be scraped. These incidents cause dips in
average line yield.
The thesis analyzes line yield excursions in three periods. Period I is the pre-Intel period
from 1997 wwl3 to 1998 ww20 3. Period II is from 1998 ww2l to 1999 ww03. In this
period, Intel took over Fab 17 and a significant number of employees were laid off. Period
4III is from 1999 ww04 to 1999 ww26 . In this period, Intel operating policies were
implemented and wafer start significantly increased.
"Normalized" wafer scrap per week, that is, the number of wafer scrapped per week per
1000 wafers, is examined.
' Earliest available line yield performance data is that of 1997 ww13.
4 The study was conducted around 1999 ww26.
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In these three periods, line yield has improved steadily: total "normalized" wafer scrap
per week has dropped from 76 in period I to 52 in period II to 41 in the period III. The
top two contributors to line yield excursions are human error and equipment malfunction.
Wafer scrap by equipment malfunction has decreased in all three periods due to Intel's
rigorous preventative maintenance policy and higher wafer start. The human error5
related wafer scrap is reduced by 25% from period I to period II, but remains unchanged
from period II to period III.
Figure 3.2 Normalized Scrap Per Week, WWO1, 98 to WW26, 99
Scrap Per Week - Normalized
100
50 '
0
Human Ermr Equip Total
1 DEC 28 20 76
* DEC -Intel before layoff 21 11 1 52
( Fab 17 after layoff 21 4 41
5 Human Error includes MMT, M_E, Eval, Eng, and B H.
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3.2 Human Error Factor
The causes of wafer scrap in period III is listed below in descending order.
Table 3.1 Wafer Scrap by Cause, WW04, 99 - WW26, 99
Cause Error Cause Explanation Sum Of Wafers. Percentage
MMT Manufacturing - Manufacturing Technician 535 39.1%
Equip Equipment Failure 146 10.7%
Fac Facility (Electric Power) 124 9.1%
BT Broken By Tool 109 8.0%
ME Manufacturing - Engineering 104 7.6%
Etest Wafer Failed Etest 101 7.4%
MEXT Manufacturing - External Causes 55 4.0%
Proc Process Failure 50 3.6%
Eval Evaluation Wafers 43 3.1%
Open Unknown Causes 37 2.7%
CP Contamination 24 1.8%
ST Stress Fracture 14 1.0%
Chip Wafer Chipped 14 1.0%
Eng Engineering Analysis 9 0.7%
BH Broken By Handling 5 0.4%
Total 1370 100%
The wafer scrap caused by manufacturing technician (MMT + BH) is the highest at
39.5%. In reality, the percentage is likely to be higher.
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3.21 Analysis of Human Error by Shift
The thesis first examines if human-error-associated line yield performance is different
among shifts. For this purpose, the number of human error associated line yield incidents
rather than the number of wafers scrapped as results of these incidents is considered.
For example, In period III, shift5 had 8 human-error-associated line yield incidents.
Consequently, 132 wafers were scrapped. In the same period, shift 6 scrapped 131 wafers
due to human error. However, these wafer scraps were the results of 16 incidents. Since
all shifts operate on the same equipment and under the same procedures, the thesis
assumes that the difference in wafer scrap per incident among shifts is due to statistical
variation.6 Therefore, only the differences in the number of human-error-associated
incidents are examined.
The number of human-error-associated line yield incidents in period III in each shift is
listed below by work week:
6 Strictly speaking, the differences in wafer scrap per incident in same functional area between shifts are
assumed to be due to statistical variation.
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Table 3.2 Wafer Scrap by Shift, WW04, 99 to WW26, 99
Shift 6 and 5 and shift 7
performance. The thesis
and 5 seem to exhibit most significant differences in line yield
attempts to use the T-test to determine if these differences are
statistically significant. For the T-test to be valid, the distributions need to be normal. The
thesis assumes that the number of line yield incidents per week follows a Poisson
distribution. According to the central limit theorem, if the observation period is long
enough, all distributions approach normal. Unsure if 23 weeks of observation is long
enough, The author tests the normality of the distribution using Shaprio-Wilk test, which
yields small p-values. This indicates that the probability that the distribution is normal is
small. As a result, the thesis adopts the non-parametric Wilcoxon Signed-rank test.
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Work Week Shift 4 Shift 5 Shift 6 Shift 7 Shift 5 - Shift 6 Shift 7 - Shift 5
4 1 0 1 0 -1 0
5 0 0 0 1 0 1
6 0 0 2 1 -2 1
7 0 1 0 0 1 -1
8 1 2 2 1 0 -1
9 2 0 0 1 0 1
10 0 0 0 1 0 1
11 1 0 2 0 -2 0
12 0 1 0 0 1 -1
13 0 0 1 0 -1 0
14 0 0 1 2 -1 2
15 1 0 0 0 0 0
16 0 2 0 3 2 1
17 1 0 1 1 -1 1
18 0 1 0 1 1 0
19 1 0 1 0 -1 0
20 0 0 0 0 0 0
21 0 0 0 0 0 0
22 0 0 3 2 -3 2
23 1 0 0 0 0 0
24 0 0 0 0 0 0
25 1 1 1 0 0 -1
26 0 0 1 1 -1 1
Total 10 8 16 15 -8 7
The Wilcoxon signed-rank test shows that the differences in aggregate human error
associated line yield performance across the shifts are not statistically significant.
(Shift 6 & Shift 5) WWO4 to WW26 (Shift 7 & Shift 5) WWO4 to WW26
Hypothesized Value 0 Hypothesized Value 0-
Actual Estimate 0.34783 Actual Estimate 0.30435
t Test Signed- T Test Signed-Rank
Rank
Test Statistic 1.4997 19.5 Test Statistic 1.6666 21.5
Prob > It| 0.1479 0.201 Prob > It 0.1097 0.143
Prob > t 0.0739 0.101 Prob > t 0.0549 0.072
Prob < t 0.9261 0.899 Prob < t 0.9451 0.928
3.22 Analysis of Human Error by Functional Area
Next, the thesis examines the line yield performance in each functional area across the
shifts. The thesis again uses the non-parametric Signed-Rank test to determine if there is
a statistically significant difference. The test shows that the line yield performance
differences in individual functional areas across the shifts are statistically more
significant than the aggregate line yield performance differences across the shifts. For
instance, the Wilcoxon signed-rank test below shows that the difference between line
yield performance in diffusion area between shift 7 and shift 5 is statistically more
significant than the aggregate line yield performance between shift 7 and shift 5.
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Diffusion (Shift 7 & Shift 5) WWO4 & WW26
Hypothesized Value 0
Actual Estimate 0.125
t Test Signed-Rank
Test Statistic 2.1044 5.000
Prob > It| 0.0435 0.125
Prob > t 0.0218 0.063
Prob < t 0.9782 0.938
The causes for this phenomenon are examined in detail in the next chapter.
3.23 Analysis of Human Error by Employee Group
Most of the human-error-related line yield incidents could be attributed to technicians not
following proper processing or recovery procedures. As a second step, the thesis
examines the employees associated with these line yield incidents and the circumstances
under which the incidents occurred.
As mentioned in the previous chapters, through reorganization, the number of employees
in the fab significantly decreased. Most highly skilled DEC equipment technicians were
retained. DEC had narrow job definitions. Equipment technicians were only responsible
for equipment maintenance. In the Intel system, all technicians are required to run
operations. Intel trained these retained equipment technicians to run operations. Intel also
transferred some technicians who are experienced in other Intel Fabs to Fab 17.
In the DEC era, Fab 17 was a low volume manufacturing facility. It operated under "one
bucket model" in which manufacturing and development are conducted in the same Fab.
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As a result, Fab 17 has the lowest level of automation in all Intel Fabs. Many operations
require manual handling and manual estimation. Partially because of the complexity of
these manual operations, the wafer processing procedures were not explicitly defined, nor
were the error recovery procedures. These Best Known Methods (BKMs) for Fabl7
operations only exist in the minds of experienced operation technicians in Fab 17. This
aspect is discussed in detail in the later chapters.
The study finds that the employees who were inexperienced in running operations - the
equipment technicians and the technicians who were new to the functional area, were
associated with most human error related line yield incidents. For example, shift 5 has 57
technicians, 28 of whom are experienced operations technicians and 29 are inexperienced
technicians who are recently certified to run operations at Fab 17 . In period III, shift 5
had 8 line yield incidents due to human error. The 29 inexperienced technicians were
associated with 7 of those incidents, while the 28 experienced operation technicians were
only associated with 1. Similar conclusions can be drawn from the studies of other shifts
in the same period.
3.24 Analysis of Human Error - other factors
As mentioned in the previous chapters, wafer starts increased significantly in period III
while the number of employees at Fab 17 considerably decreased. Despite the layoff, the
employees per 1000 wafer starts of Fabl7 is still higher than that of any other Intel Fab.
The low level of automation necessitates that Fab 17 have a higher headcount.
Significantly increased wafer start and not enough manufacturing technicians on the floor
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cause multi-tasking. Multi-tasking is when a manufacturing technician handles multiple
tasks at the same time. The reasons for multi-tasking are further discussed in later
chapters.
The thesis finds that a large percentage of the human error related incidents are associated
with multi-tasking. The inexperienced technicians are more liked to commit errors when
they multi-task. In period III, approximately 37% of all human error related incidents
were associated with multi-tasking by inexperienced technicians, and 13% were
associated with multi-tasking by experienced technicians. Study of individual functional
areas shows similar findings.
Lack of clear communication between shifts can also cause line yield incidents. At the
end of each shift, there is a "pass-down" meeting where the current shift communicate
the WIP status, progress, and other important information to the upcoming shifts. Failure
to convey crucial information about wafer lots to the correct counterpart can cause line
yield incident. Approximately 5% of the human error associated line yield incidents were
attributed to lack of communication in shift pass-downs.9
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7 Data based on personnel record in August 1999.
8 Data based on analysis of human error related line yield incidents in shift 5 and 6 in period III.
9 Data based on analysis of human error related line yield incidents in shift 5 and 6 in period III.
3.3 Conclusions of the Macro Study
1. There is no statistically significant difference in the aggregate line yield performance
among shifts, however, the difference in line yield performance in individual
functional areas across the shifts is statistically significant.
2. Most human error associated line yield incidents were attributed to "manufacturing
technicians not following procedures".
3. Inexperienced technicians were associated with the majority of the human error
related line yield incidents.
4. A large percentage of the human-error-related line yield incidents were associated
with multi-tasking.
In the next chapter, the thesis studies the line yield excursions in diffusion and Chemical
Mechanical Polishing (CMP) area in detail, and explains the findings of the macro study.
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Chapter 4: Micro-Study of the Line Yield Excursions
Purpose: This chapter analyzes the root causes of human error associated line yield
incidents.
4.1 Target Areas
The table below exhibits the number of wafer scraped due to human error and the number
of associated line yield incidents in period III by functional area.
Table 4.1 Human Error Associated Wafer Scrap by Functional Area
The thesis selects two functional areas for the micro-study. In terms of number of wafer
scrapped, diffusion area has the most impact. The thesis therefore targets diffusion area
first. The furnaces (diffusion) and the sinks (AWS) are inherently riskier due to the nature
of the operations. In these operations, wafers are processed in lots, with each lot
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containing 24 wafers. If a manufacturing technician misprocesses, lots of wafers could be
scrapped.
Next, the thesis targets the Chemical Mechanical Polishing (CMP) area. The CMP area
has the highest number of line yield incidents. Since the goal is to find root causes of line
yield incidents, CMP area represents a good opportunity for analysis.
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4.2 Existing Methodology
As Intel took over Fab 17, many continuous improvement tools are brought in. To
improve line yield, the Yield Loss Improvement Program (YLIP) was established. For
each line yield incident, the manufacturing technician associated with the incident or the
operation manager must file a YLIP I report by the end of the shift on which the incident
occurred. The following is an example of a YLIP I report.
Figure 4.2 Example of YLIP I Report
Fab17 YLIP I Data Form
ID#
2228
Technology
Diffusion/Implant
Scrap Quantity
10
Lot Name
XE5403
Tool Group
MED-I.A
Preliminary Assessment
FYWW
9917
Incidents
1
Product
TM0060
Tool
MED-I.Al
Shift
4
Date
04/19/99
Operation
1301
Cause Code
MMT
Both Lot JK5535 and Lot XE5403 were processed at WELL1303. XE5403 was loaded in
the left load dock and JK5535 was loaded in the right side. Lot JK5535 used recipe 1327
(and was processed first). Lot XE5403 was processed (next) using the same recipe (when
it should have been processed with a different recipe). Lot XE5403 was found out of spec
at the next operation.
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The YLIP I report accurately captures "when", "where", "what", and "how" of the
incident. It does not, however, capture "who" was associated with the incident and the
circumstances under which the incident occurred.
If the line yield incident results in 5 or more wafer scraps or is human error related, a
YLIP II report is required. A YLIP II reports evaluate root causes, generate potential
solutions, and assign required actions (ARs) to a team or some team member(s). The
manufacturing technician associated with the incident, the operation manager(s), and
sometimes the engineer who is responsible for the tool would participate in the report
write up. The author has participated in several YLIP II report write-ups. The author
concludes that the participants make an honest and sincere effort according to the
procedures. The write up process, however, could be improved. Below is the YLIP II
report of incident #2228.
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Figure 4.2 Example of YLIP H Report
Fab17 YLIP II Data Form
ID# YLIP II owner
2228 Mic Jones
ARi Assigned to ARi Assign Date ARi Due Date AR1 Complete Date
Shift 4 IMP/DIFF 4/20/99 5/4/99 4/26/99
ARI
Have a team discussion on what to do when the area seems to be getting out of control.
The suggested course of action is as follows. Have a team meeting when the area seems
to be getting out of control because so many events are occurring at the same time.
Evaluate the area and decide how to proceed. Ask for assistance when needed.
AR1 Result
Discussed with the team the need to step back and evaluate when things get out of hand.
AR2 Assigned to AR2 Assign Date AR2 Due Date AR2 Complete Date
Mic Jones 4/20/99 5/4/99 4/26/99
AR2
Review YLIP I, YLIP II and Seven Step with the Implant/Diffusion module team.
AR2 Result
Review completed.
AR3 Assigned to AR3 Assign Date AR3 Due Date AR3 Complete Date
Ellen Mager 4/20/99 5/4/99 4/27/99
AR3
Discuss with the Furnace (Diffusion) Station Improvement Team the possibility of
having work stream alert the MT operating the tool that wrong recipe is used.
AR3 Result
Presented the action plan for installing a warning flag in work stream to prevent further
occurrence.
Description of Root Cause
The senior MT in the area at the time was distracted from another tool that he was
operating going down. Subsequently, he missed the queue to separate the Lots.
Potential Solution
It may be possible to have work stream alert the MT that wrong recipe is used. Auto
Recipe download would help prevent future occurrences
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The root cause analysis could go deeper. The fact that the senior MT in the area was
distracted is not a root cause, but the result of "the area seems to be getting out of control
because so many events are occurring at the same time". But why did "the area seem to
be getting out of control" in the first place? Asking more "Why"s would have been more
effective in assessing root causes.
The root cause analysis could also go wider. This particular incident is, in some aspects,
similar to many other line yield incidents in period III at Fab 17. By evaluating each
incident separately, the opportunity to see commonality among incidents is often missed,
and the true root causes are failed to be diagnosed.
If the ARs (required actions) are generated without diagnosing true root causes, they are
not likely to be highly effective. It is also unlikely that technicians would be truly
convinced of these actions. Every time a human-error-related line yield incident occurs,
an operation manager would coach the technician associated with the incident by
preaching Fab 17 manufacturing values. Many technicians view the performance coaching
as "routine" and feel frustrated when they are coached because "the operation managers
are having us go through that all over again".
For the line yield incidents that result in large number of wafer scraps, a 7-step report is
also required. The 7-step method is a technique for continuous improvement. The
following is the 7-step method and its implementation at Fab 17.
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General 7-Step Method
1. Select a theme
2. Collect and analyze data
3. Analyze causes.
4. Plan and implement solutions.
5. Evaluate effect.
6. Standardize solution.
7. Reflect on the process.
Fab17's Implementation
State the problem
State current situation
Analyze root cause
Plan & implement ARs
Check AR completion
State potential solutions
State other concerns
Fab 17's implementation of the 7-step method is similar, if not identical, to the YLIP II
processes. The original intentions of the 7-step method (of finding trends and
commonality by analyzing a statistically significant number of incidents, evaluating the
results of implementation, and standardizing the solution) are lost in the implementation.
Rather, Fabl7's implementation of the 7-step method focuses on the specific incident,
and the last three steps of the 7-step method, evaluating effects, standardizing solutions,
and reflecting on the process, are ignored.
There was no systematic way for technicians to read YLIP reports (other than the ones
they are involved in). It was difficult for technicians to observe trends and commonality
and learn from the mistakes that other technicians have made.
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4.3 The LP (Language Processing) Approach
In order to improve both the depth and the breadth of the investigation, the thesis utilizes
the Language Processing (LP) technique. The LP technique is a Total Quality
Management tool applied to find root causes in an unstructured problem. Since the goal
of this investigation is to discover the root causes of line yield excursion, the LP method
seems appropriate.
As a first step, the LP method utilizes report language to describe a specific incident in
order to discover the underlining facts. The technique utilizes 4 Ws (When, Where,
What, and Who) and 1H (How) to search for detail, remove emotions, and differentiate
facts from judgment. For example, instead of asserting "people are not paying attention to
what they are doing", the LP method would state "Technician x in diffusion bay entered
the wrong recipe in work week 20. Technician x was working on three tools at the time,
since there were only two technicians in the bay at the time."
Next, the participants of the LP session would group similar incidents together.
Visualization technique is used. For example, incident #2228, in which "the senior
technician in the area at the time was distracted from another tool that he was operating
going down . ", and the incident in example, in which "technician x at diffusion bay
entered the wrong recipe last week while operating on three tools, since only two
technicians were in the bay at the time", would be grouped together. If one visualize
these two incidents, one would visualize a technician rushing and doing multiple tasks in
a short-handed area.
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Finally, the participants would summarize each group, and create a casual diagram. For
example, the group in example would be summarized as "Stress/Multi-tasking on the
factory floor". A causal loop would be created: Stress/Multi-tasking on the floor leads to
line yield incidents.
After utilizing the LP method to create a causal diagram for line yield excursions, the
thesis applies the 5-whys method to search for causes. For example, one of the reasons
for "stress/multitasking on the floor" is that often there are not enough technicians on the
factory floor in the functional area. So why are there not enough technicians on the floor
when an appropriate number of technicians have been assigned to the functional area?
This is due to technicians taking vacations, training courses, or safety tours etc. The true
root cause is the lack of an appropriate staffing policy.
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4.4 The Participants
Ideally, two technicians from each shift in the targeted functional area, one or two
engineers responsible for tool(s) in the functional area, and operational manager(s)
responsible for the functional area from each shifts would participate in the micro-study.
Since Fab 17 operates on a 24 hours per day and 7 days per week basis, such meetings are
difficult to arrange. The author was able to arrange a micro study session of the diffusion
area between shift 5 and shift 7, a micro study session of the diffusion area of shift 6, and
a micro study session of the CMP area of shift 4.
The author facilitated these micro study sessions. In each study session, the author would
educate the participants of the Language Processing technique. Each participant is
instructed to write down the specifics (When Where, Who, What and How) of an incident
without mixing in emotions and judgements, visualize the circumstances, group the
incidents, and create causal loops. Afterwards, each incident (brought up in the micro
study session) is validated by investigating the associated YLIP reports in computer.
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4.5 Findings of the Micro-Study
Three micro study sessions are conducted. These micro studies have yielded similar
results, which provide explanations of the macro study findings. Thus, a clear picture
starts to emerge. Had it not been so, the thesis writer would have continued micro studies
of other functional areas. Hypotheses of root causes of line yield excursions are formed.
The micro studies conclude that the following are the major causes of line yield
excursions at Fabl7.
4.51 Stress/Multi-tasking on the floor
Listed below are the major factors that cause stress/multi-tasking on the factory floor.
* Layoff and Wafer Start Increase
After Intel took over Fab 17, a significant number of employees were laid off while the
wafer start volume increased dramatically in the first two quarters of 1999. The amount
of WIP each technician has to process increased 6 to 7 fold. This fact alone creates stress
on the manufacturing floor. Fortunately, Fabl7 is producing fewer types of wafers in
larger quantity. This alleviates the situation somewhat.
* Culture Transition
In the DEC culture, technicians always try to finish the WIP in front of them. In the Intel
culture, technicians are used to having more WIP in front of them than they could finish.
With significantly increased wafer starts in the first two quarters of 1999, there is always
more WIP in front of a technician than he/she can finish. The old DEC culture propels
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some technicians to finish all the WIP in front of them and thus creates considerable
stress.
0 Lacking of an Appropriate Staffing Policy
Despite the layoff, the number of employees per 1000 wafer start of Fab 17 is still higher
that that of any other Intel Fabs. All participants of the micro-study agree that if all
employees assigned to the functional area are present on the factory floor, the workload is
acceptable. However, many activities, such as taking vacations, attending training
classes, participating in process improvement meetings, and going on breaks or safety
tours, take technicians off the factory floor. The unspoken minimum staffing policy is
that there be two technicians on the manufacturing floor in a specific functional area at all
times. Having fewer than the assigned number of technicians on the factory floor creates
the need of multi-tasking. Having only two technicians present on the factory floor in a
specific functional area, where seven technicians are assigned, for an extended period of
time creates the necessity of extensive multi-tasking and high stress. The stress is even
more elevated if one or both technicians who remain on the manufacturing floor are
inexperienced. Extensive multi-tasking and high stress lead to high probability of line-
yield excursions.
0 Leadership on the Floor
Leadership's emphasis on "moves", i.e. how much WIP the employee has processed,
creates more stress for technicians and leads to higher probability of error. By "leadership
on the floor", the thesis refers to not only the operation managers (floor supervisors) but
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also to the area coordinator, the module team leader, and individual team members.
Strong leaders are able to convince team members of "the Fab 17 manufacturing values",
such as not rushing and paying attention to detail, even when WIP is piling up in the
functional area.
It takes more than constant preaching of manufacturing values to convince the
employees. Actions of the leadership speak louder. When technicians observe that the
operation managers check the WIP status board frequently on the manufacturing floor,
technicians have to assume that the managers emphasize WIP moves and evaluate
operation success on WIP moves. Some area coordinators often work through lunch to
process WIP. Other technicians in the functional area feel obligated to follow and process
more WIP. All these actions send a strong signal that processing more WIP is very
important to the leadership.
By lack of leadership on the floor, the thesis also refers to the lack of informal
organizational structure in module teams. Fabl7 has just gone through a major
reorganization and retained employees are re-assigned to new module teams. Over half of
any module team consists of new members.1 0 It takes time for module team members to
understand one other's strengths and weaknesses, and settle into informal roles on the
module team. Due to the lack of such informal organizational structure, module team
members often take on tasks which they are not proficient at while some other team
member(s)who are highly skilled and willing to undertake these tasks do not.
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All the leadership factors discussed above contributed to stress and multi-tasking on the
factory floor. High stress and extensive multi-tasking lead to high probability of line yield
excursions. These leadership factors differ among individual functional areas across the
shifts. This explains the why the difference of the line yield performance in individual
functional areas across the shifts is statistically more significant than that of the aggregate
line yield performance among shifts.
4.52 Lack of Experience
In the DEC system, employees had narrow job definitions; equipment technicians only
maintained equipment and operation technicians only processed wafers. In the Intel
system, technicians are certified in three levels: level 1 is certified to process wafers,
level 2 is certified to perform preventative maintenance, and level 3 is to be certified to
repair tools. All technicians must be certified to process wafers.
During the major lay-off, most highly skilled equipment technicians were retained. A
training plan was instituted to quickly certify these equipment technicians at level 1. To
get certified, a technician needs to go through a series of training classes. The training
was rushed. To not get certified quickly reflects adversely on a technician's performance
review. Therefore, technicians have no incentive to thoroughly study the details and take
time to absorb the knowledge. Instead, everyone just learned the basics and rushed to get
certified. These newly certified technicians were put on the manufacturing floor right
away.
10 Such situations exist Period III.
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Lack of experience translates to high probability of line yield incidents. This is especially
true in a high stress/multi-tasking environment and in error recovery situations. This
explains the macro-study finding that inexperienced technicians are associated with most
line yield incidents.
Given the lack of automation of Fab 17, to be proficient at processing WIP is not an easy
task. Intel-transferred technicians is the best evidence. As Intel took over Fab 17, some
experienced Intel technicians were transferred to the Fab. These technicians re-learned
processing WIP in Fab 17 environment. Without exception, each of the transferred Intel
technicians has had at least one major line yield incident in period III1.
Lack of experience is one of the biggest contributors to line yield excursions at Fab 17.
4.53 Lack of Automation
In DEC, the Hudson plant was a low volume manufacturing and development facility. It
had a low level of automation. When Intel took over the Hudson plant, some tools and
automation deemed unnecessary were sold back to DEC. Fabl7 ended up with the lowest
level of automation among all Intel Fabs.
For example, when a wafer lot arrives (on a cart verses an automated conveyer line), a
technician in Fab 17 has to read the lot number, type the lot number into a terminal,
determine the recipe, type in the recipe number in another terminal, hand-load the lot into
the tool, and then process the lot. As a comparison, a technician in other Intel Fab simply
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needs to scan the lots. The system would then automatically download the recipe, load
the lot into the tool, and start processing.
The lack of automation in Fabl7 creates many opportunities for error. A technician could
err in each step: from reading the lot number, to entering the lot number, to determining
the recipe, and to loading the lot, especially when the technician multi-tasks and/or feels
rushed/stressed.
Hand loading wafer lots into certain tools can also be difficult because of poor
ergonomics. If technicians are not careful, they could easily drop the wafer lot or bump
certain wafers in the lot while hand loading the wafer lot.
4.54 Lack of Well Documented Best Known Methods (BKMs)
In similar Intel fabs with low levels of automation, there are well documented Best
Known Methods (BKMs) for each tool. The procedures of how to best process a wafer
lot, from loading the wafer Lot to emergency recovery procedures, are well documented.
Fab 17 lacks such well-documented BKMs. The BKMs only exist in the minds of
experienced operations technicians.
Due to the lack of well-documented BKMs, the experience level of a technician plays an
even more important role in avoiding line yield incidents. An inexperienced technician
knows how to process a wafer lot when everything is running smoothly, but when
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" None of the transferred Intel technicians has a prior record of line yield excursions.
something abnormal occurs in the process, such as a tool malfunction or a process error,
the inexperienced technician often fails to follow the correct recovery procedures.
Lack of well-documented BKMs makes an inexperienced technician even more prone to
processing errors.
4.55 Lack of Proper Communication Procedures
Fab 17 went through major personnel change in the beginning of 1999 and it took time for
technicians to settle into their informal roles within the module team. It takes even longer
for a cross-shift informal organizational structure to form. That is, it takes even longer for
a technician to know his/her counterpart in the next shift. As a result, occasionally' 2 lack
of clear communication between the shifts occurs.
Clear communication is especially important when something abnormal occurs in the
process, such as a tool malfunction or wafer lot being stopped for misprocessing
recovery. Lack of clear communication between shifts cause the subsequent shift to waste
time and energy to rediscover the problems and sometimes lead to misprocessing.
4.56 Summary of Micro-Study Findings
In summary, in order to conduct the micro-study, high leverage functional areas are
selected. A diverse base of participants is chosen, from technicians, to engineers, to
operation managers. A systematic method is utilized to identify the root causes.
12 It is unclear how often shifts mis-communicate. However, communication between shifts is improving as
shifts are getting more experience working with each other.
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The micro study finds that a combination of three factors created a work environment that
is prone to line yield excursions. These three factors are:
e inexperienced technicians and lack of well-documented BKMs,
e stress/multitasking on the floor and lack of automation, and
e lack of clear cross shift communication procedures.
The participants of the micro study were pleased that they are able to reach consensus on
the root causes of line yield excursions in a systematic way. Most participants already
knew some of the root causes in their minds, yet few have seen the global picture, nor
have the data to back up their thinking.
The macro and micro studies served as the catalysts for change. The author, managers,
and engineers utilize these studies to push forward their objectives. Operation managers
and module team leaders employ these studies to preach the recommended operation
policies to their teams.
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Chapter 5: Recommendations and Implementations
Purpose: This chapter provides recommendations based on root cause analysis, and
reports the actual implementations.
The studies identify that the following are the major causes for line yield excursions.
" Inexperienced technicians and lack of tool specific BKMs (Best Known Method)
e Stress/multitasking on the manufacturing floor
e Lack of automation
* Lack of clear cross shift communication procedures
The thesis makes recommendations to address each of these issues.
5.1 Peer Review Board
The thesis first addresses the inexperience issue. The author initially proposed that
technicians and engineers in each specific functional area from all four shifts convene
and write the Best Known Method (including recovery procedures) for each tool. The
purpose of this recommendation is not only to generate tool specific BKMs but also,
perhaps more importantly, for technicians to learn from one other.
The macro study has shown that the difference in line yield performance in certain
functional areas across the shifts can be statistically significant. This implies that BKMs
(or at least very good methods) may already exist in the informal organization for certain
tools in some shifts! This cross-shift knowledge should be leveraged.
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This recommendation was deemed impractical. It is argued that since Fab 17 operates 24
hours a day and seven days a week, the Fab would have to stop (or significantly slow
down) the production in the specific functional area in order to generate these BKMs. In
addition, many technicians from the off shifts would be unwilling to come in on an off
day due to personal commitments.
The author re-examines the objectives. The major concern is that nearly half of the
technicians are inexperienced. Experience can not be gained overnight. The goal is to
improve the learning across the Fab so that technicians gain experience quickly,
thoroughly, and systematically.
The Peer Review Board was implemented. The Peer Review Board serves the author's
objectives. The following are the details of the Peer Review Board.
At the end of each workweek, each shift conducts its own peer review. Area coordinators
(from each functional area), operation managers, and process engineers would meet and
review all the line yield incidents that occurred in the fab for the week. The participants
analyze the root causes of these incidents and brainstorm solutions to prevent further
occurrence of such incidents. A report is generated each week. The report documents
learning and potential solutions generated from the meeting. The report is forwarded to
the entire manufacturing organization of Fab 17.
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In each meeting, participants would review Peer Review Board reports from other shifts.
Since line yield incidents in the entire Fab and the learning from other shifts are
reviewed, participants are able to get a comprehensive view of line yield excursions in
the entire Fab, and to learn from the knowledge of other shifts. The area coordinator
would then pass the learning down to the respective module team.
The author participated in a few Peer Review Board meetings. He feels that considerable
learning is generated from each meeting. Most participants indicate that they have
learned from these meetings and have passed the learning down to their respective
module teams.
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5.2 Minimum Staffing Policy
The second issue the thesis tries to address is the stress/multitasking issue. As discussed
above, despite the reorganization, Fab 17 has a higher ratio of number of technicians per
1000 wafer starts. Given the level of automations and the level of technician experience,
the higher ratio is justified. Through interviews and micro studies, the thesis concludes
that if all technicians who are assigned to the functional area are present on the factory
floor, the work load is not excessive and these is no need for multitasking for an extended
period of time.
However, as mentioned above, no formal staffing policy exists in any functional area.
Technicians can leave the factory floor without restrictions, for activities such as
vacations, training classes, and safety tours. The unspoken rule is that at least two
technicians remain on the floor in each functional area. Consequentially, there are often
only two technicians running an entire functional area. This generates the necessity of
multitasking and creates high stress, especially if the technicians who remain on the
factory floor are inexperienced. If this situation continues for an extended period of time,
some line yield incident is bound to occur. Thus, some type of staffing policy is
necessary.
However, most manufacturing technicians are against any type of staffing policy, since
such policy would take away technicians' personal freedom. Presentations of root cause
analysis of line yield excursions were made to the Peer Review Boards. Area -
coordinators were convinced of the necessity of a minimum staffing policy. An
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agreement on developing staffing policy was reached. Under the agreement, each
functional area would develop its own minimum staffing policy subject to review and
approval of the operation managers.
The development of the minimum staffing policy was first piloted in the diffusion area.
Other functional areas followed. Some functional areas were still developing the
minimum staffing policy after the thesis writer's departure from Intel.
In the fourth quarter, production at Fabl7 significantly slowed down. Also, technicians
are gaining more experience. As a result of the lower production volume and the increase
in experience level, stress/multitasking become less of an issue. However, the existence
of a minimum staffing policy on the factory floor would be beneficial to maintain high
line yield in the future, if production volume ramps up again and hiring of inexperienced
technicians is necessary.
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5.3 Auto-Recipe Download
Fab 17 has the lowest level of automation of all Intel Fabs. Lack of automation increases
the complexity and intensity of wafer processing. This leads to high stress, which in turn
leads to high probability of line yield incidents. As proof of this causal effect, all of the
technicians who transferred to Fabl7 from other Intel Fabs have had at least one major
line yield incident in Period III. These technicians are experienced in other Intel Fabs and
have no prior record of line yield excursions.
In period III, nearly half of the line yield incidents are associated with technicians
entering the wrong recipe. The plant automation department decided to implement the
auto recipe download system, which is available in all other Intel fabs in the U.S. With
the auto recipe download system, technicians are able to scan the incoming wafer lot, and
the correct recipe for the wafer lot would automatically be downloaded to the tool. This
automation could eliminate the line yield incidents associated with entering wrong recipe.
A simple auto recipe download system was piloted in diffusion/implant area. As
discussed above, the production volume significantly slowed down in the fourth quarter.
Lower wafer start and increase in technicians' operation experience have lead to fewer
line yield incidents. Fabl7 was meeting line yield performance goals. In addition, it
proves expensive to implement the auto recipe download system on existing tools.
Consequently, Fab 17 decide not to implement the system in any other functional area.' 3
13 No further implementation of auto recipe download system was planned as of the thesis writer's
departure in December of 1999.
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In the fourth quarter, Intel decided to expand Fabl7. Fabl7 has been awarded a new Intel
technology. The plant management and key engineers focused on plant expansion, rather
than improving line yield. Spending money to on automation, which is not necessary at
this point, falls low on management's priority.
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5.4 Disciplinary Policy
Fab 17 implemented a disciplinary policy. This disciplinary policy lays out the penalty for
causing line yield incidents. Below is the Fab 17 Human Error Misprocessing Policy.
Fabl7 Human Error Misprocessing Policy
Any person who is involved in a Human Error Misprocessing (scrap or near miss) as a
result of not following specified procedures (i.e. recipe selection, placement of incorrect
parts during PM's or upgrades, improper repair activities, verification of wafers, etc.) will
be subjected to progressive discipline in accordance to Fabl7's HR guidelines.
Progressive Discipline is as follows. 1st Misprocessing will result in documented
performance coaching. Two misprocesses within a rolling six month period will result in
a 30 day written warning. A third misprocess within six month of the written warning
will result in a second written warning, and a fourth misprocess within six month will
result in termination of the employee. All human error misprocess incidents will be
reviewed using the 7-step/YLIP II process and a copy of findings maintained in
employee's file.
All employees involved in loss of production material must report to an operations
manager by the end of the current shift. Employees failing to do so will be subject to
disciplinary action. Any person attempting to hide the incident, encumber an
investigation, or mislead the investigation will be subject to a permanent written warning
and/or termination. ... ...
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The thesis has concerns of the impacts of this disciplinary policy. This policy may
discourage honest and clear communication between technicians and production
management, despite the warning about hiding the incident and misleading the
investigation. Few things in life are black and white. Line yield incidents are no
exception. Often the technician bears some responsibility while external circumstances
also have impacts. With institution of this disciplinary policy, technicians have incentives
to avoid taking responsibilities for the incidents. True causes of the incidents could be left
undiscovered.
There is also a question of fairness. In some areas, such as CMP, the workload is often
intensive and the procedures are complicated, while the opposite is true of some other
areas such as Endura. It is questionable if it is fair to apply the same disciplinary policy to
all functional areas.
This policy also has positive effects. It forces technicians to slow down and not to take on
unfamiliar tasks. It accelerates the formation of the informal organization. Despite
official titles and responsibilities, technicians are now taking on tasks which they are
proficient at and avoiding tasks which they are uncomfortable with. Through interviews
with technicians, the author found that many went back to their old roles; some
technicians focused on equipment maintenance while others focused on wafer processing.
Formation of the informal organization has a positive impact on line yield, but could have
a negative impact on productivity and learning. In the fourth quarter, wafer starts
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significantly slowed down, thus technicians do not have to take on unfamiliar tasks.
When production volume ramps up again in the future, technicians may not be able to
afford such luxury.
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5.5 T-Tag and Log Book
In order to address the communication issue, T-Tags and Logbooks are proposed.
T-Tag is a tag on wafer Lot that specifies the status of the Lot. Four types of tags are
used:
Tag Color Meaning
" Red Wafer Lot Not Started/Staged
e Green Wafer Lot In Process
" Yellow Caution - Wafer Lot Has Certain Issue
e White For Writing Lot Details on: Lot #, Issue, and Data
Logbooks would be implemented in each functional area. Logbooks contain essential
information of the wafer lots processed in the area. Each functional area is to develop its
own version of the logbook. All logbooks must contain the following information:
Lot # Tool Used Recipe Start End MT Initials
A technician would fill out the logbook prior to starting any work on the tool. Otherwise,
if the logbook is filled out after the fact, logbooks would not be helpful in reducing
misprocessing.
The purpose of the T-Tag and the Logbook system are two-fold. The first purpose is to
improve the visual communication. The second is to help technicians to slow down and
pay greater attention to the details of wafer processing.
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A computer-based system currently in use records such information. Technicians could
check the record of any wafer lot in the computer system. However, this information is
not immediately accessible and certain information may not be recorded.
The information captured in T-Tags and Logbooks is "executive summaries" of the
computer records. This information is visual and immediately accessible. Thus, the
information captured in T-tags and Logbooks is of different quality from the information
recorded in the computer system, and serves different purposes.
This proposal was met with resistance on the factory floor. Technicians feel that T-Tags
and Logbooks are not value added since the computer system already captured all
information. T-Tags and Logbooks would only add to their work. As noted before, in the
fourth quarter, Fabl7's line-yield performance improved and was meeting the operation
goals. Fab focuses shifted to expansion. As a result, there is little enthusiasm to further
improve the line yield performance. T-Tag and Logbook proposals were not
implemented.
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Chapter 6: Results and Analysis
(Purpose: This chapter reports the line yield performance in the fourth quarter, and
analyzes the performance improvement.)
Fabl7's line-yield performance improved in the fourth quarter. Below are a few notes
from Fab 17 production management:
(addressed to the Fab 17 manufacturing team) ... ...
Your focus on line-yield and misprocessing reduction is paying off as you can see in the
improvement from August to September:
e In September, we scrapped 59%fewer wafers per week as compared to August.
e In September, our production starts were scrapped 38% less as compared to August.
" In September, line-yield loss contributed to 44% less to our wafer cost as compared to August.
Improvement continued in November.
(addressed to the Fab 17 manufacturing team) ... ...
Our November wafer cost decreased 24%from October. .... Couple key points I
wanted to communicate with this note:
1. Good job on keeping the line yield high. This helps a lot in keeping our wafer cost low.
2. Let's continue to focus on misprocessing reduction. We have done a good job here. Just
want to make sure we continue the focus. ... ...
The thesis contributes the line-yield performance improvement to the following reasons.
0 The increase in experience level
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Peer Review Board meetings are being held each week. In these meetings, technicians
review all line-yield incidents occurred in the week. Technicians learn from one other
and learn from past misprocessings. Technicians also study the Peer Review Board
learning from other shifts. The learning of technicians is increased considerably.' 4
Learning leads to increase in experience level. This in turn leads to fewer line yield
incidents.
* The decrease in wafer starts
The wafer start in the fourth quarter significantly slowed. This alone practically
eliminated the need to multitask and significantly reduced the stress level. The
disciplinary policy also helped in reducing multitasking. Informal organizations are
formed and technicians have incentives not to take on unfamiliar tasks or multitask 5 .
" The heightened awareness of the line yield issue
In the end of third quarter and the beginning of fourth quarter, many line yield
improvement initiatives were taken. This heightened awareness, along with the
systematic learning from the peer review board, educated Fab 17 technicians of the
line yield issues, and increased technicians' focus on reducing misprocessing.
The long-term effects of these policies are:
* The Peer Review Board will have a positive, self-sustaining, and lasting impact on
learning, which would improve Fabl7's manufacturing performances.
14 Such statements were made by technicians in Peer Review Board meetings and in interviews with the
thesis writer.
"5 This view was expressed by many technicians in interviews with the thesis writer.
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* The minimum staffing policy, or at least the awareness of the multitasking issue, will
reduce stress/multitasking on the factory floor and thus prevent misprocessing when
production volume ramps up again.
" It would take constant preaching from management to keep focus on improving line
yield performance and reducing misprocessing. The focus is likely to decrease when
line yield performance is not a major issue anymore.
e The long-term impact of disciplinary policy remains to be seen.
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Thesis Experience Reflection
This chapter provides a reflection of the internship experience and discusses key
learning.
The author reflects on his internship experience. The author has leaned much about
semiconductor manufacturing and Intel through the internship. Perhaps more importantly,
the author learned something about leadership and creating change. Two important
lessons stand out.
1. In order to create any consequential changes, relationships must be built first.
Most LFM internships are projects of creating changes in large companies. One
model describes the process of creating change. The model consists of seven steps:
1. Discovering the Organization
2. Building Relationships
3. Improving Performance
4. Creating a vision
5. Innovation and Change
6. Refining and learning
In order to create changes, one must first discover the organization and build
relationships. As the author examines his experiences, the author finds that he often
fails to follow the proper steps of creating charge.
In this internship project at Intel, the author aggressively collected data, quickly
completed the analysis, and prematurely made his recommendations. The author
ignored discovering the organization and building relationships. As a result, the
author ran into much difficulty in the implementation stage. Building good
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relationships with the key constituencies first would have made the author much more
effective in implementing these changes.
2. If an intern is solving an urgent and important problem for the organization, the
internship is more likely to succeed.
Legitimate power and good relationship with key constituencies are the keys to
successfully implement any consequential changes. When Fab 17 focused on
improving line yield, the author put in substantial effort and had legitimate power.
The power vanished when the wafer-start lowered and Fab 17 shifted its focus to
expansion. Without legitimate power, influence is nearly impossible. It is hard to
convince the constituencies of changes when the changes are not of priority to the Fab
anymore and there is little reciprocity since the author could not do much for the
constituencies in the future.
Therefore, the internship is more likely to succeed if the internship project is of
priority to the corporation.
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Appendix A - Wafer Scrap Analysis by Period
Wafer Scrap By Casue Top Three Causes
Penod ll After the Layoff ... ... '99 ww04 to '99 ww26 Human Error Associated Wafer Scrap
M_MT 536 39% 23 16
Equip 146 11% 6 4
Fac 124 9% 5 4
other 565 41% 25 17
Total 1371 60 41
Casue
M_MT
ME
M_Ext
BH
Total
Scrap/wk
per 1000
Number of Waferi ScraPewk wafer
536 23 16
104 5 3
55 2 2
6 0 0
701 21
Period || After Take Over Prior to Layoff ... ... '98 ww2l to '99 ww03
MM1 Qus .- 178 1 10 MM Iuu 4i -10
Equip 374 23% 11 12 M_Ext 118 5 3
B_T 120 7% 3 4 BH 32 2 2
other 641 39% 18 20 ME 12 0 0
Total 1634 47 52 Total 661 21
Period I Before Take Over, as far as data goes ... ... '97 wwl3 to'98 ww20
MMT 1121 69% 22 29 MMT 1018 20 26
Equip 1018 62% 20 26 ME 229 5 6
BT 473 29% 9 12 BH 77 2 2
other 1204 74% 24 31 MExt 31 1 1
Total 3816 76 99 BHE 16 0 0
SH 6 0 0
Total 1377 28 36
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Casue
M_MT
Equip
Fac
BT
M_E
Etest
MExt
Proc
Eval
Open
CP
S_T
Chip
Eng
BH
Total
Number of Watem
536
146
124
108
104
101
55
50
43
37
24
14
14
9
6
1371
Casue
M MT
Equip
B-T
MExt
Proc
Etest
Open
Eval
Eng
Sell
B_H
CP
ME
Chip
Fac
CF
Total
Number of Wars
499
374
120
118
116
111
75
43
37
36
32
32
12
12
11
6
1634
Casue
Equip
M_MT
Proc
BT
ME
CP
ST
Number of Waer4S
1121
1018
473
456
229
226
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Appendix B - Wafer Scrap By Functional Area, '99 ww04 to '99 ww26
Functional Area
AWS
CMP
DeepUV
Diffusion
DRG
Endura
Etch
line
LIDS/A
LAM
Metrol
NovOx
Photo
Total
Engineering Shift 4 Shift 5 Shift 6 Shift 7
48 27 2
45 6 22
4
10 96 104
2
1
20 .1
20 105
1I
1
1I
1I
1
1
Total
4
2
81
75
4 44
1 211
4 24
72
61
1
2
3
135 131 211
0
3
72
83
3
1
2
3
602
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